# (11) **EP 1 111 837 A2**

(12)

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 27.06.2001 Bulletin 2001/26

(51) Int Cl.7: **H04L 7/033**, H04L 27/22

(21) Application number: 00311129.1

(22) Date of filing: 13.12.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 21.12.1999 US 171346 P

(71) Applicant: Texas Instruments Incorporated Dallas, Texas 75251 (US)


(72) Inventor: Garcia, Dominigo G. Plano, Texas 750275 (US)

(74) Representative: Nettleton, John Victor et al Abel & Imray 20 Red Lion Street London WC1R 4PQ (GB)

### (54) Timing recovery method and device for telecommunications systems

(57) A timing recovery device (300) for CAP/QAM modems includes an equalizer filter (302, 303) designed to monitor the movement of the filter coefficients within

a memory buffer and to adjust the relative position of the filter coefficients within the memory buffer so that the coefficients remain substantially centered within the buffer.



[0001] This invention relates generally to the field of telecommunications and is more specifically related to CAP/QAM modems and improvements therein.

1

[0002] In recent years, the data rates at which communications may be carried out over conventional telephone networks and wiring has greatly increased. These increases are due, in large part, to newly adopted techniques of multiplexing and modulating signals representative of the messages or data being communicated, resulting in greatly improved communication bandwidth. In addition, the carrier frequencies at which such communications are being carried out have also increased in recent years, further improving the bit rate. [0003] In general, the local oscillator frequencies used in a transmitting modem and a receiving modem are not identical. The frequencies of their clocks can be off by as much as 100 ppm. One of the tasks of the receiving modem is to generate a signal that allows it to sample the output of the receiver portion of the modem at the best timing instant. The best timing instant gives the best estimate of the instant to sample the transmitted data. In doing so, the receiver must first acquire and then track the frequency drift of the transmitter's clock. This invention provides a method for solving this problem, and is especially useful in burst CAP/QAM modems.

[0004] Use of quadrature modulation is intended to increase the information-carrying capacity of a modulated signal. One such modulation is Quadrature Amplitude Modulation (QAM), described by Betts et al. in U.S. Patent No. 5,859,877. QAM involves transmitting data as a sequence of two-dimensional complex signals, i.e. with both in-phase and quadrature components. Each symbol, is assigned a specific pre-defined value according to the data it represents. A set of all of the values available for transmission is termed a constellation, and so resembles a constellation when graphically plotted on a two-dimensional basis.

[0005] Another modulation scheme is Carrierless Amplitude Phase modulation (CAP). Receivers using CAP modulation are a bandwidth-efficient means for receiving modulated signals using two-dimensional pass band line code in which the symbol data is organized in I and Q pairs. Knutson et al, U.S. Patent No. 5,930,309, describes a receiver signal processing system for CAP signals. The I and Q data in such a system are filtered with orthogonal I and Q band pass filters having a common pass band. With CAP, processing is done in the pass band of the filters, which eliminates the need for a carrier tracking loop. However, tighter signal timing constraints is required owing to the frequencies of the pulses transmitted. CAP signals can resemble QAM signals except the transmitted data is not spinning or rotating at a carrier frequency.

[0006] There are several conventional ways to perform timing recovery in a CAP/QAM system. One method is to implement a phase lock loop (PLL) using a combination of analog and digital techniques as shown in Figure 1. A Timing Phase Detector (TPD) 101 processes the incoming data samples, s[n], sampled from a signal S(t) by using an analog to digital converter (A/D) 104.

[0007] One known method, which can perform the function of the TPD 101, is a Band Edge Component Maximization (BECM) process which generates an error signal that is proportional to the difference in phase between the transmitter and receiver clocks. The error signal generated by the TPD 101 is filtered (or averaged) and passed on to a digital to analog (D/A) converter 102. The D/A converter output is used to control the frequency of a voltage controlled oscillator (VCO) 103. The advantage of this approach is that the rest of the receiver does not need to comprehend the timing mismatches. It assumes that the incoming data stream has been sampled at the optimum instant. However, a disadvantage of this approach is the mixing of both analog and digital circuitry.

[0008] Another known method for performing timing recovery is an all digital implementation of a PLL as illustrated in Figure 2. The receiver A/D converter is clocked by a free running oscillator 201. As in the first method, a Timing Phase Detector 101 is used to determine the phase error between the transmitter and receiver clocks according to the frequency of the free running oscillator 201. The error signal from the TPD 101 is then passed to an interpolator 202. The interpolator 202 generates optimally sampled data samples s\* [n] based on the signal S(t) sampled by the fee running oscillator at a frequency regulated by the receiver clock. The interpolator 202 adds a fractional delay (less than 1 sample period delay) between the A/D converter and the rest of the receiver processing based on the error signal. The amount of delay is increased or decreased to correct for the transmitter clock drift measured by the TPD. A disadvantage of this method arises when a sample is to be inserted or deleted and the amount of delay required by the interpolator is more than one sample period to be inserted and less than one sample period to be deleted, respectively. As a consequence, when a sample must be inserted, for example the receiver has one sample period less time to process the signal and information may be lost.

[0009] Accordingly, a need has arisen in the art for a method and apparatus to provide timing recovery for CAP/QAM modems whereby the highest valued coefficients or tap weights of the system equalizers remain substantially centered in a tracking buffer, thereby pre-50 venting these coefficients from drifting to one side of the filter.

[0010] The present invention provides a method for timing recovery of a digital signal in a telecommunications receiver, comprising:

tracking a plurality of coefficients in a tracking buffer for timing drift,

centering the plurality of coefficients in the tracking

2

55

5

10

15

buffer,

filtering, through an equalizer, the digital signal with the plurality of coefficients, and updating the plurality of coefficients in the tracking buffer.

[0011] The invention also provides a timing recovery device for processing a digital signal, comprising:

an equalizer for processing said digital signal, a filter buffer for storing a plurality of equalizer coefficients to be applied to said equalizer, and a buffer manager for tracking the equalizer coefficients within the filter buffer, and for shifting the coefficients within the filter buffer such that the coefficients remain substantially centered within the filter buffer.

[0012] In accordance with the present invention, a timing recovery method and device may be provided for processing a digital signal having an in-phase portion and a quadrature portion. An in-phase equalizer may be provided for processing an in-phase portion of the signal, and a quadrature equalizer may be provided for processing the quadrature portion of the signal.

[0013] A buffer management device may be provided for storing a set of in-phase coefficients and a set of quadrature coefficients in a memory device such as tracking buffers. The in-phase and quadrature coefficients are used to define the characteristic functions of the in-phase and quadrature equalizers. The buffer management device compares the relative movement of the largest coefficients within the tracking buffers and shifts the in-phase and quadrature coefficients within the tracking buffer such that the largest in-phase and quadrature coefficients remain substantially centered within the tracking buffer. Thus, as the coefficients are updated to correct for timing drift, the buffer management device prevents the largest coefficients from migrating out of the tracking buffer.

[0014] Other technical advantages of the present invention will be readily apparent to one skilled in the art from the following figures, descriptions, and claims.

[0015] Ways of carrying out the invention will now be described, by way of example only, with reference to the accompanying drawings wherein like reference numerals represent like parts, in which:

FIGURE 1 is a block diagram of a prior art Phase Lock Loop;

FIGURE 2 is a block diagram of a prior art digitally implemented Phase Lock Loop;

FIGURE 3 is a block diagram of one embodiment of a timing recovery device for a CAP/QAM receiver according to the invention;

FIGURE 4 is an example of a length-32 set of coefficient values in a filter buffer for a converged equalizer:

FIGURE 5 is an example of a length-32 set of coefficient values in a filter buffer reflecting timing drift for an equalizer after a period of time;

FIGURE 6 is diagram of a length-32 tap digital filter for a timing recovery device according to the invention: and

FIGURE 7a and 7b are diagrams of a length-32 tap digital filter for a timing recovery device illustrating the limits of a system using length-32 filter buffers within 128-element tracking buffers.

[0016] The embodiments of the invention now to be described involve a modified CAP/QAM device for receiving and processing a signal. Referring to the accompanying drawings, an embodiment of the receiver 300 according to the invention is illustrated in Figure 3. The receiver 300 can be implemented solely through hard-coded electronics or can utilize a computer and software for the digital signal processing.

[0017] In a receiver 300 according to the invention, an analog signal s(t) can be digitized by an analog to digital (A/D) converter 301. The A/D converter can be incorporated into the receiver or can be implemented separately.

[0018] The processing of the digitized signal begins with two phase splitting filters implemented as linear adaptive fractionally spaced equalizers. A linear adaptive equalizer is simply a Finite Impulse Response (FIR) Filter with programmable filter coefficients. A fractionally spaced equalizer processes more than 1 A/D sample per QAM/CAP symbol period.

[0019] A FIR filter implements the difference equation

$$y(n) = \sum_{k=0}^{N-1} w[k]x[n-k],$$

where x[n] are the input samples, y(n) is the filtered output, and w[k] are the coefficients (also known as tap weights). In the QAM/CAP receiver, the equalizers comprise an in-phase equalizer 302 and a quadrature equalizer 303, which are implemented as

I (n) = 
$$y(n) = \sum_{k=0}^{N-1} w[k]x[n-k]$$

and

40

50

Q (n) = 
$$y(n) = \sum_{k=0}^{N-1} w_Q[k]x[n-k],$$

where x[n] are the input samples from the A/D converter 301 and W<sub>1</sub>[k] are the coefficients of the in-phase equalizer 302 and W<sub>Q</sub>[k] are the coefficients of the quadrature equalizer 303, and I(n) and Q(n) are the outputs of the in-phase equalizer 302, and quadrature equalizer 303, respectively. The coefficients for the two filters, which can be stored in a buffer management device 304 or in a separate memory device or buffers, define the impulse response of the equalizers. There is one set of coefficients for the in-phase equalizer and one set of coefficients for the quadrature equalizer. The length of the equalizer filters (N in the above equations) can be set according to system parameters such as the particular characteristics of the channel being equalized.

[0020] During the start up state of the receiver, the two equalizers are trained using a standard Least Means Square (LMS) algorithm using a known training sequence. Training an equalizer refers to the changing of the coefficients over some time period such that a criterion is satisfied. In this case, the minimization of the mean square error is the criterion. The LMS algorithm iteratively updates the filter coefficients using the following equations:

$$e(n) = d(n) - w^{H}(n)u(n)$$
, and

$$w(n+1) = w(n) + :u(n)e^{*}(n),$$

where e\*(n) is the complex conjugate of the estimation error, w(n) is the tap weight vector (i.e. the set of coefficients), w(n+1) is the updated coefficient set after one iteration, d(n) is the desired result, and wH(n)u(n) is the output of the equalizer filter, and : is the update step size (0 <: <1). The superscript H denotes the Hermitian transposition (i.e. the operation of vector transposition with complex conjugation). Each equalizer has its own set of coefficients which can be stored in separate buffers and which are updated separately.

[0021] The desired results d(n) are points of a QAM constellation. For a simple 4-QAM constellation, the two dimensional coordinates, (x,y), are (1,1), (-1,1), (-1,-1), and (1,-1). The desired results are then a sequence of 1's and -1's. During training, d(n) can be a sequence that is known to both the transmitter and receiver. In the QAM/CAP receiver being described, the two equalizers are trained and updated independently. The in-phase equalizer uses the x coordinate values as the desired results while the quadrature equalizer uses the y coordinate values as desired results. In the above equations, u(n) for the in-phase equalizer is represented as I(n), and u(n) for the quadrature equalizer is represented as

Q(n). After a number of iterations, the estimation error should converge to some minimum value and the coefficients for the equalizers should converge to steady state values. An example of a converged equalizer with a set of 32 coefficients is shown in Figure 4.

[0022] For updating the coefficients after training, the desired results d(n) are obtained from the outputs of the slicer 305. The slicer 305 selects the closest constellation point to the equalizer outputs.

[0023] Thus, in the 4-QAM example, if I(n) (the output of the in-phase equalizer) is 0.75, then the closest x coordinate, the sliced value, is 1 (0.75 is closest to 1 rather than -1). Therefore, the sliced value, I'(n)=1, is the d(n) to be used in the error equation. The error e(n) would then be

e (n) = d(n) - 
$$W^H(n)u(n)$$
  
= i' (n)- i (n)  
= 1 - 0.75  
= 0.25

where I'(n) is the value of the slicer output and I(n) is the equalizer output.

[0024] In conventional QAM/CAP receivers, the adaptive equalizer is used to compensate for changes in channel characteristics. A previously stated, timing recovery is performed by a separate timing recovery block. However, because a fractionally space equalizer has the ability to incorporate a fractional delay into its impulse response, the adaptive fractionally space equalizer can be used as the timing recovery block as well as the channel compensation block.

[0025] Assuming that the transmission channel has no time varying aspect to it, the transmitter and receiver clocks can drift apart, thereby creating a timing drift. To correct for timing drift, the adaptive equalizers can be continually updated using the LMS algorithm. The coefficients of the equalizers will change such that the mean square error e(n) is continuously minimized. This LMS algorithm tracks the timing drift.

45 [0026] After some time, the equalizer coefficients may look like those in Figure 5. The highest valued coefficients have drifted to one side of the filter. In the prior art, the coefficients with the most energy could drift out of a buffer storing the coefficients, causing the receiver to fail.

[0027] To overcome this problem, there is here provided a buffer management device 301 having an equalizer filter 601 designed to monitor the movement of the coefficients within a tracking buffer 604. An example of a length-32 tap digital filter according to the invention is illustrated in Figure 6. At time t(0), the data filter buffer 602 and the coefficient filter buffer 603, each of length 32, are used to compute the filter output. The data filter

buffer 602 and the coefficient filter buffer 603 can be centered inside the much longer buffers, such as the tracking buffers 604. Alternatively, the coefficient filter buffer 603 and the data filter buffer 602 can be separate buffers which point to the locations of the set of coefficients, represented by 603, and the set of data, represented by 602, which are to be used in the equalizer filter. In the example, the tracking buffers are of length 128. The coefficients 605 outside the 32 centered coefficients 605 are initialized to zero. As described above, the filter output of either the filters of the in-phase equalizer 302 or quadrature equalizer 303 can be represented as

$$y(n) = \sum_{k=0}^{N-1} w[k]x[n-k].$$

For a length-32 filter with an overall buffer length of 128, as provided in the example, the output at t(0) can be represented as:

$$y[n+i] = \sum_{k=i}^{i+N-1} x(n+i)w[n+i-k],$$

where initially i = 48, (i.e. the first element of the length-32 filter buffers centered within the tracking buffers).

[0028] A buffer management device 304, which can be implemented as hard coded electronics or can utilize a computer and software, determines the direction of the movement of the coefficients 605 by comparing sets of filter coefficients 605 to determine which sets hold the greatest values. In this way the buffer management device 304 can track the direction of timing drift. Accordingly, the buffer management device 304 allows for centering of the coefficients 605 by adjusting the relative positions of the coefficients 605 within the their respective buffers. While the methods described below for comparing and centering coefficients are directed to one set of coefficients, either the I or Q coefficients can be calculated or both.

[0029] In an initial state, the coefficients 605 in the center of the coefficient filter buffer 603 normally hold the greatest values. By comparing the values of the center coefficients 605 to the coefficient values to the left of center as well as comparing the center coefficient values with the coefficient values to the right of center, the buffer management device 301 can determine which way the coefficients 605 are moving.

[0030] One scheme for tracking coefficients 605 is by comparing the sum of the absolute values of a contiguous set of highest valued coefficients 605. At least three sums can be computed based on a set of coefficients 605 about the center of the entire set of coefficients 605, a set to the left of center and a set to the right of center.

Choosing the length and the relative positions of the sets used for the summations depends upon the initial characteristics of the filter, but preferably encompass most of the highest valued coefficients 605. By choosing longer sets or more than three sets, the more operations which would be required to compute the summations. Whereas by choosing shorter or fewer sets, the greater is the chance of an error in estimating drift direction. For example, the total summation of all coefficient sets can be 80% of the total summation of all coefficients in a tracking buffer.

[0031] The sets of coefficients chosen for summation can be contiguous or overlapping. For example in Figure 4, three contiguous sets of a length-8 coefficient set encompass most of the highest valued coefficients. The following summations can represent the sums of the absolute values of the three overlapping sets of eight coefficients:

$$left\_sum = \sum_{k=1, N/2-12}^{l+N/2-14} abs(w[k]),$$

$$center\_sum = \sum_{k=i+N/2-4}^{i+N/2+4} abs(w[k]),$$

and

25

30

$$right\_sum = \sum_{k=1, k \neq 2, k \neq 3}^{i+N/2+12} abs(w[k]).$$

Once the sums of coefficients are computed, it is possible to center the sums by comparing the sums and shifting the sums accordingly.

[0032] One variation of a buffer management device according to the invention compares the summation result of the left set with the summation result of the center set. If the summation of the left set is greater, then the device shifts the filter buffers storing the coefficient sets to the left within the tracking buffers. If the summation result of the left set is not greater, the device compares the summation result of the center set with the summation result of the right set. If the summation of the right set is greater than the summation of the center set, then the device shifts the filter buffers to the right within the tracking buffers. If the summation of the right set is not greater, then the position of the filter buffers within the tracking buffers is not changed. While the above method describes comparing one set of coefficients, both sets of in-phase and quadrature filter coefficients can be cen25

tered together. Alternatively, both sets can be compared separately, and the amount of centering can be the average of the centering result performed on both sets of coefficients.

[0033] To center the coefficient set, the buffer management device 301 can shift the filter buffers storing the coefficients for the in-phase and quadrature equalizers by an amount, adj, sufficient to move the high valued coefficients so that they are substantially centered within the filter buffer. The amount of adjustment required depends upon the variability of drift in the system and can be adjusted accordingly. One way of automatically adjusting this amount, adj, is by using a feedback loop which compares the current coefficient summation sets with a prior set and adjusting the amount of shift, adj, accordingly. The amount of adjustment can be the distance from the center of the center sum to the closest edge of an adjacent set. In the current example, adj = 4. [0034] The comparison performed by the buffer management device can be represented by the following algorithm:

If left sum > center sum, then i=i - adj else if right\_sum > center\_sum, then i=i + adj, else do not change i.

[0035] Thus if i has been changed, the filter is operating on 32 different data and coefficient buffer elements. As a consequence, the above device allows a receiver to track any timing drift where the filter buffers have not drifted past the edges of the tracking buffers. Figures 7a and 7b illustrate the limits of the example the system using length-32 filter buffers within 128-element tracking buffers. The time it takes for the coefficients to drift to the edge of the tracking buffers depends on the difference in the transmitter and receiver clock frequencies. The length of the tracking buffers should be chosen such that the coefficients will not reach the edges within the time frame of the transmission burst. If the tracking buffers were of infinite length, the receiver can hypothetically track the timing difference of an infinite length transmission.

[0036] The present invention is especially suited for CAP/QAM modems that use burst messages. The length of the buffer can be made as large as required to take into account an anticipated worst case burst length as well as the expected instability in the transmitter and receiver clocks.

[0037] Although the invention has been described here by reference to specific embodiments thereof, such embodiments are susceptible of variation and modification without departing from the scope of the provided claims.

#### Claims

 A method for timing recovery of a digital signal in a telecommunications receiver, comprising:

tracking a plurality of coefficients in a tracking buffer for timing drift,

centering the plurality of coefficients in the tracking buffer,

filtering, through an equalizer, the digital signal with the plurality of coefficients, and updating the plurality of coefficients in the tracking buffer.

15 2. A method for timing recovery of a digital signal according to claim 1, wherein:

the step of tracking the plurality of coefficients further comprises,

summing a set of left coefficients, summing a set of center coefficients, summing a set of right coefficients, comparing the set of left coefficients, the set of center coefficients, and the set of right coefficients to obtain a set with the greatest weighting; and

the step of centering the plurality of coefficients further comprises centering the plurality of coefficients about the set with the greatest weighting.

A method for timing recovery of a digital signal according to claim 1, including:

splitting the digital signal into an in-phase input signal and a quadrature input signal,

tracking a plurality of in-phase coefficients in a tracking buffer for timing drift,

centering the plurality of in-phase coefficients in the tracking buffer,

centering the plurality of quadrature coefficients in the tracking buffer,

filtering, through an in-phase equalizer, the inphase signal with the plurality of in-phase coefficients,

filtering, through a quadrature equalizer, the quadrature signal with the plurality of quadrature coefficients,

updating the plurality of in-phase coefficients in the tracking buffer, and

updating the plurality of quadrature coefficients in the tracking buffer.

A method for timing recovery according to claim 3, further comprising:

tracking a plurality of quadrature coefficients

5

25

35

40

45

50

in a tracking buffer for timing drift.

A timing recovery device for processing a digital signal, comprising:

an equalizer for processing said digital signal, a filter buffer for storing a plurality of equalizer coefficients to be applied to said equalizer, and a buffer manager for tracking the equalizer coefficients within the filter buffer, and for shifting the coefficients within the filter buffer such that the coefficients remain substantially centered within the filter buffer.

 A timing recovery device according to claim 5, 15 wherein the tracking buffer further comprises:

a data tracking buffer for storing a portion of said signal, and

a coefficient tracking buffer for storing said 20 equalizer coefficients.

A timing recovery device according to claim 5 or claim 6, further comprising:

> a data tracking buffer for pointing to said portion of said signal stored in said tracking buffer, and a coefficient tracking buffer for pointing to said equalizer coefficients.

8. A timing recovery device according to any one of claims 5 to 7 for processing a digital signal having an in-phase portion and a quadrature portion, the device comprising:

> an in-phase equalizer for processing said inphase portion of said signal;

> an in-phase tracking buffer for storing a plurality of in-phase equalizer coefficients to be applied to said in-phase equalizer;

> a quadrature equalizer for processing said quadrature portion of said signal;

a quadrature tracking buffer for storing a plurality of quadrature equalizer coefficients to be applied to said quadrature equalizer; and a buffer manager.

A timing recovery device according to claim 8, wherein:

the buffer manager is designed for tracking the in-phase equalizer coefficients within the in-phase tracking buffer, for shifting the in-phase coefficients within the in-phase tracking buffer such that the in-phase coefficients remain substantially centered within the in-phase tracking buffer, and for shifting the quadrature coefficients within the quadrature tracking buffer such that the quadrature coefficients remain substantially centered within the

quadrature tracking buffer.

10. A timing recovery device according to claim 8, wherein:

12

the buffer manager is designed for tracking the quadrature equalizer coefficients within the quadrature tracking buffer, for shifting the in-phase coefficients within the in-phase tracking buffer such that the in-phase coefficients remain substantially centered within the in-phase tracking buffer, and for shifting the quadrature coefficients within the quadrature tracking buffer such that the quadrature coefficients remain substantially centered within the quadrature tracking buffer.

7

